

AMD Ryzen™ AI Max+ 395

Release on Jan 6th 2025

TSMC
N4P

Up to
5.1Ghz

55W
TDP

configurable
TDP (45-120W)


RDNA 3.5

“Zen5”

XDNA 2

Unified memory architecture

Up to 128GB LPDDR5x-8000




林偉翔01257174 許能翔01257176

2025年计算机结构期末报告

Overview

AMD ENG SAMPLE

100-000001243-31




2AAY188Q40168
MADE IN TAIWAN

CK 2413SSY
© 2024 AMD



AMD ENG SAMPLE

100-000001243-31



CCD #0

CCD #1


I/O Die

2AAY188Q40168
MADE IN TAIWAN

CK 2413SSY
© 2024 AMD



Ryzen AI Max+ 395



16-Core CPU (32 Threads)

“Zen5” CPU microarchitecture

Improved branch prediction

8-wide instruction decode

40% larger reorder buffer

Hierarchy cache memory


16 x 48 KB for L1D

16 x 32 KB for L1I

16 x 1024 KB for L2

2 x 32768 KB for L3

Ryzen AI Max+ 395



40-CUs GPU

“RDNA 3.5” GPU architecture

2x Texture Sampler Rate

2x Interpolation and Comparison Rates

Improved Memory Management

16-Core CPU (32 Threads)

“Zen5” CPU microarchitecture

Improved branch prediction

8-wide instruction decode

40% larger reorder buffer

Hierarchy cache memory


16 x 48 KB for L1D

16 x 32 KB for L1I

16 x 1024 KB for L2

2 x 32768 KB for L3

Ryzen AI Max+ 395



40-CUs GPU

“RDNA 3.5” GPU architecture

2x Texture Sampler Rate

2x Interpolation and Comparison Rates

Improved Memory Management

Next-Gen NPU

“XDNA 2” NPU architecture


5x compute capacity

2x power efficiency

50 TOPS (Overall 126 TOPS)


About 'Zen5'

ZEN5



Key “Zen 5” vs. “Zen 4” Capabilities


Attribute	Zen 4	Zen 5
L1/L2 BTB	1.5K/7K	16K/8K
Return Address Stack	32	52
ITLB L1/L2	64/512	64/2048
Fetch/Decoded Instruction Bytes/cycle	32	64
Op Cache associativity	12-way	16-way
Op Cache bandwidth	9macro-ops	12 inst or fused inst
Dispatch bandwidth (macro-ops/cycle)	6	8
AGU Scheduler	3x24 ALU/AGU	56
ALU Scheduler	1x24 ALU	88
ALU/AGU	4/3	6/4
Int PRF (reg/flag)	224/126	240/192
Vector Reg	192	384
FP Pre-Sched Queue	64	96
FP Scheduler	2x32	3x38
FP Pipes	3	4
Vector Width	256b	256b/512b
ROB/Retire Queue	320	448
LS Mem Pipes support Load/Store	3/1	4/2
DTLB L1/L2	72/3072	96/4096
L1Data Cache	32KB/8-way	48KB/12-way
L2 per core	1MB/8w	1MB/16w
L2 bandwidth	32B/clock	64B/clock



“Zen 5” IPC Uplift for PCs

Geomean vs. “Zen 4”

16%
AVERAGE
IPC UPLIFT



*all results are 'up to'. See endnote CNR-03




SPEC 2017 CPU测试

■ INT整数 ■ FP浮点

编译环境: Ubuntu 24.04 LTS x86_64, Linux 6.8.0-39-generic
编译器: llvm clang 14.0.6, flang-new 17.0.6
Flags: -g -Ofast

Ryzen AI 9 HX 370
Zen5

4.0GHz




6.69

+9%

Ryzen 9 8945H
Zen4

4.0GHz



6.11

Ultra 9 185H
Redwood Cove

4.0GHz




6.26




10.72

+25%



8.57



9.60



SPEC 2017 CPU测试

■ INT整数 ■ FP浮点

编译环境: Ubuntu 24.04 LTS x86_64, Linux 6.8.0-39-generic

编译器: llvm clang 14.0.6, flang-new 17.0.6

Flags: -g -Ofast

Ryzen AI 9 HX 370

Zen5

4.0GHz

6.69

10.72

Ryzen 9 8945H

Zen4

4.0GHz

6.11

8.57

Ultra 9 185H

Redwood Cove

4.0GHz

6.26

9.60

M4

Donan-P

4.0GHz

10.67

16.11

M3

Ibiza-P

4.0GHz

9.86

14.84

0

100%

0

100%

RDNA 3.5

RDNA™3: PREMIUM ADVANCED GRAPHICS

INDUSTRY DEFINING CHIPLET ARCHITECTURE

Advanced Chiplet Design

- Disruptive Architecture vs Monolithic
- 5nm high performance Graphics Die
- 6nm Memory Cache Dies (MCD)
- Advanced technology – 1st in gaming

Architected to exceed 3Ghz – Industry 1st

- 61.6 TFLOPs Boost FP32 – ~2.7x increase
- ~1.54x Perf/Watt for a 3rd Generation

New ALUs Instructions and Throughput


- Up to 2x ALU rates plus BF16 support
- New Instructions for effective utilization

Optimized & Balanced Cache System

- 96 MB 2nd Gen Infinity Cache
- 6MB L2 Cache – 50% Increase
- 3MB L1 Cache – 300% Increase
- 3MB L0 Cache – 240% Increase

2nd Generation Ray Tracing

- RT Features for Performance & Efficiency
- Larger Caches for Complex RT Workloads
- Up to 1.8x RT performance @2.505GHz



Flexible CP & Geometry Pipe

- Multi Draw Indirect Accelerator (MDIA)
- 12 Primitive/Clk – 50% Increase
- 2x Hardware Prim/Vert Cull Rates

Advances in Pixel Pipe

- 6 Prims Rasterized/Clk – 50% Increase
- 192 Pixels/Clk – 50% Increase
- Random Order Opaque exports
- Pixel Wait Sync

High Speed GDDR6 Memory

- Up to 384b @ 20 Gbps – 960 GB/s
- Up to 24 GB of GDDR6

AMD Radiance Display™ Engine

- DisplayPort™ 2.1 & HDMI 2.1a
- 12 bit/channel for up to 68 billion colors

New Dual Media Engine

- Simultaneous Encode/Decode (AVC/HEVC)
- 8k60 AV1 Encode/Decode
- AI Enhanced Video Decode

Leading Features

- Full DirectX12 Ultimate
- Fidelity FX Super Resolution
- AMD Advantage Smart Technologies

AMD
together we advance gaming

AMD

RDNA 3.5

Leveraging the deep collaboration with
our mobile partners

Optimized AMD RDNA™ 3 architecture
for power-performance efficiency

Optimized for performance/watt

Improve the performance and efficiency of many
common graphics shader operations

Optimized for performance/bit

Access memory less often and more efficiently

Designed for better battery life

Advanced power management in the GPU to
save active power

PERFORMANCE/WATT

2x Texture Sampler Rate

Subset of the most common texture sampling operations are now double rate for common game texture ops

PERFORMANCE/WATT


2x Interpolation and Comparison Rates

Most of the rich vector ISA for interpolation and comparison is now double rate for common Ops in shaders

PERFORMANCE/BIT

Improved Memory Management

Improvements to primitive batch processing to reduce memory accesses, better compression techniques, workload reduction and optimized LPDDR5 access



XDNA 2

XDNA

AMD XDNA™ 2 architecture leadership

AMD
XDNA

20

AI Engine Tiles

10

NPU TOPS



Performance uplift

2x MACs per tile

1.6x on-chip memory

Block floating point

Enhanced non-linear support

AMD
XDNA 2

32

AI Engine Tiles

50

NPU TOPS



Up to
5x compute
capacity

*Compared to Ryzen™ 7040 Series


Up to 8 concurrent spatial streams
enabling improved multi-tasking

AMD
XDNA 2

Up to
2x power
efficiency


*Compared to Ryzen™ 7040 Series

Column-based power gating
for longer battery life





World's most powerful NPU for next-gen AI PCs



No quantization required. Easy-to-use data types with AMD Ryzen™ AI software stack.



See endnote GD-243, STX-04, STX-44

Unified Memory



统一内存架构

Architecture

介绍



隔壁棚的设计



GPU可以直接访问内存


内存 = 显存，显存 = 内存

LLM 本地推理模拟跑分

本地小模型



*并非实际数据，仅作为示例展示！并非实际数据，仅作为示例展示！ *Token/s越高越厉害




并非实际数据，仅作为示例展示！

LLM 本地推理模拟跑分

本地大模型



*并非实际数据，仅作为示例展示！并非实际数据，仅作为示例展示！*Token/s越高越厉害



并非实际数据，仅作为示例展示！

跑分

电子斗蛐蛐

3D Mark Timespy

GPU在DX12 图形API分辨率为2K下的理论跑分



*以TDP为80W的“Radeon 8060”为基准。

*分数越高越好。



Cinebench R23

Multi Core多核分数



*N3B为TSMC第一代3nm技术节点，N3E为TSMC第二代3nm技术节点，N3P为TSMC第三代3nm技术节点。
*Ryzen AI Max+ 395为基准。

*分数越高越好。



Cinebench R23

Single Core单核分数



*N3B为TSMC第一代3nm技术节点，N3E为TSMC第二代3nm技术节点，N3P为TSMC第三代3nm技术节点。
*Ryzen AI Max+ 395为基准。

*分数越高越好。



Cinebench R23


Single Core单核分数



*N3B为TSMC第一代3nm技术节点， N3E为TSMC第二代3nm技术节点， N3P为TSMC第三代3nm技术节点。

*Ryzen AI Max+ 395为基准。

*分数越高越好。



总结

16x
Zen5 CPU

TSMC
N4P

Unified Memory
Architecture


50 TOPS
NPU

LPDDR5X-8000
Up to 128GB

Radeon 8060S
RDNA3.5

40
CUs

2560
Shading unit



126 TOPS
Overall

PBO

Ryzen
AI

PCIe
4.0

configurable
TDP

Start from *only* NT\$69999 ~ NT\$84999